让求职者少走弯路

Digital Design Engineer

更新于2021-12-06
面议
薪酬
3年
经验要求
位置:
成都市

岗位职责/工作内容/岗位要求

投诉
性质: 全职
工作职责:1. Create design block architecture and micro-architecture design specification.

2. RTL design in Verilog, lint, clock domain crossing (CDC) analysis, top level integration, synthesis, timing analysis, timing closure, DFT-related tasks

3. Work with verification team on planning and execution, simulation, debugging block and system level simulations, formal verification, preparation of technical reviews and product/block documentation.

4. Interact with technical leaders of the company and senior staff in engineering, marketing, and corporate development to help ensure successful development of high value technologies and products.
任职资格:1. Bachelor degree or above in microelectronics, electronic information engineering or automation.

2. At least 2 years’ experience in chip related digital circuit design.

3. Familiar with Verilog language, familiar with the transformation from algorithm to RTL.

4. Familiar with Logic Synthesis, Static Timing Analysis.

5. Understand the basic flow of digital APR.
首次发布时间:2021-10-23
以上内容仅为本站快照,最新信息请查看源网站
快速应聘

以招聘为名收取费用或发现其他可疑行为,请拨打劳动仲裁电话 12333

收藏 面经 留言
申请该职位
X